
Architectures and circuits for timeinterleaved ADC's

Sandeep Gupta Teranetics, Santa Clara, CA

Outline


- Introduction to time-interleaved architectures.
- Conventional Sampling architectures and their application space:
 - High accuracy (>7ENOB) for relatively lower sampling speeds (<1GS/s)
 - High sampling speeds, >1GS/s, up-to 20GS/s, lower accuracy (<7 ENOB)
- Proposed architecture (ISSCC 2006) for broader application space.
- Measured results for a 1GS/s 11 bit ADC based on the proposed architecture.


Time-interleaved architectures



- Time interleaved architectures:
 - Efficient architectures for achieving accuracy at high speed.
- Caveats: SNR limitations due to
 - Gain & Offset mismatches: Present in all time-interleaved architectures.
 - Phase & bandwidth mismatch: Dominant only in some time-interleaved architectures

Mismatch errors: Intuitive reasoning





Phase and bandwidth mismatches


- Phase mismatch:
 - Systematic mismatches in clocks
 - Layout ∆RC effects
 - generation of sub-sampled clocks
 - Random mismatch in clocks
 - Jitter
- Sampling bandwidth mismatches
 - Primarily due to mismatch in switch resistance, layout ΔRC effects.
 - Dominant mechanism the phase shift caused by different sampling bandwidths.

SNDR vs. phase/bandwidth mismatch

- SNDR ~ α –20*log10(phase error)
- Phase error (jitter/skews) = $2\pi^* fin^*(\sigma_i/fs)$
 - Wherein, σ_{j} is the RMS jitter OR the standard deviation of the clock skew
 - fs, the sampling clock frequency
- Phase error due to sampling bandwidth mismatch = $2\pi^* \text{fin}^* \sigma_N / f_{BW}$
 - Wherein f_{bw} is the sampling bandwidth of a normalized sub-channel.
 - Wherein σ_N is the standard deviation of the bandwidth mismatch between sub-channels.

SNDR vs. interleaving factor


 SNDR α - 10*log10[1-1/N], mismatch σ being constant. (Ref: Seng Pan U et. al., IEEE trans. Inst. and measurement, Aug. 2004.)



• However, physically mismatches (systematic/random) can increase with N (not taken in account in graph above)

Conventional Architectures and their application landscape

Conventional architecture 1




Advantage:

Phase skews in p<i>, 1. Bandwidth mismatch errors, not much loss of accuracy.

1. N/2 Sub-ADCs loading on first sampler limits its BW, performance,


- Sub-ADC sampling speed still high, if N kept low.
- Sub-ADC input signal held 2. only for short time <(T/2=1/2Fs)

Possible implementation



- Full speed operation=> bottom plate sampling scheme not feasible
- Charge injection, tracking distortion in the switch
- Additionally in the source follower driving the Sub-ADC's ...

Source follower buffer for Sub-ADC's



• $C_L \alpha N/2$ sub-ADC caps, power/non-linearity increases as N increases for a given Sub-ADC speed to achieve high Fs.

•If $\omega C_L >> (g_{mb+} g_{ds}), Z_{in} = 1/sC_{gs} + 1/sC_L - g_m/\omega^2 C_{gs}C_L$

• As C_L increases, negative impedance becomes worse in value, that too at lower frequencies.


•Transfer function ripple in the ADC increases.

•Further restricts value of N, and therefore Fs

Applications for conventional architecture 1


- Based on
 - a) no accuracy loss due to phase/bandwidth mismatch
 - b) Restriction on value of N for a given speed, accuracy and choice of architecture of sub-ADC,
- Optimally applied for
 - Relatively lower speed time-interleaving (<1GS/s), medium to high accuracy (~7-9 ENOB)

Conventional architecture 2



N and high Fin

Possible implementation



•Source follower/sub-channel performance independent of N.

•Phase/bandwidth mismatch increases severely as N increases, limits accuracy.


Applications for conventional architecture 2

- Based on
 - a) Value of N not restricted for realizing BW/high accuracy in the sub-channel circuits
 - b) Phase/bandwidth mismatch of channels limiting accuracy of the time-interleaved output, worst at high N.
- Optimally applied for
 - Relatively higher sampling speeds
 (~1GS/s<Fs<~20GS/s), low to medium accuracy
 (~<7 ENOB)

Proposed architecture (ISSCC 2006) for broader applications.


Need for newer architecture

- Need to
 - Cover the landscape of high speed (~ >=1GS/s) timeinterleaved ADC's with a considerable higher accuracy.
 - AND/OR
 - Possibly realize at lower speeds (<1GS/s)
 - for the same power higher accuracy(>9 ENOB)
 - OR for the same accuracy lower power Compared to conventional architecture 1.
- Based on adopting the advantages of each of the conventional architectures mentioned before, and mitigating the disadvantages.
 - Ref: S. Gupta. Et. al., ISSCC 2006
 - The target application here was 1GS/s, ~9ENOB at very low power, in relatively older CMOS 0.13um technology.




Desirables for performance/power

Sample and hold instead of a track and hold




- Use double sampling, for maximal power utilization.
- Buffer faces full swing -- replace with a virtual ground amplifier


Architecture development: Step 2



Final Time-interleaved Architecture



Clocks for the Final Architecture




• Clocks generated from N phases, 360/N° apart.

•Sub-sampling track occurs during the on period of px_s AND px_e.

Example clocks for N=4. In this design N=8


ADC linearity

- Dominated by the first switch's track mode and charge injection distortion.
 - First switch bootstrapped
 - maintain constant V_{GS} .
 - First switch driven by a source follower




Sub-ADC architecture

- 11 bit, 250MS/s output rate. Double sampled
 - Pipelined ADC architecture a logical choice.




Measured results for the proposed architecture


FFT with & w/o Gain/Offset errors



FFT for 2-tones at high frequency



SNDR and SNR vs. frequency



ADC performance summary

Sample rate	1 GS/s
Effective Resolution BW	500MHz
Resolution	11 bits
SNR at 5 MHz	58.6 dB
SNR at 400 MHz	57.6 dB
Peak SNDR	55 dB
2-tone IM3 @ 470 MHz	53 dB
SFDR @ 5MHz	58.5 dB
Power consumption	250 mW
ADC core area	3.5 mm ²
Technology	0.13 μm digital CMOS
FOM (Power/2 ^{ENOB} *2*ERBW)	0.5pJ/conversion step

Talk Summary

- Applications landscape of time-interleaved ADC's studied
 - Conventional architecture 1 usable for lower speed, higher accuracy
 - Conventional architecture 2 more optimal for higher speed, lower accuracy.
 - Proposed architecture (ISSCC 2006) covered a broader landscape of ADC's providing at
 - Higher speeds: higher accuracy,
 - Lower speeds:
 - same accuracy at low power
 - higher accuracy at similar power